

650V N-Channel S/J MOSFET

Main Product Characteristics

$V_{(BR)DSS}$	650V
$R_{DS(ON)}$	0.040Ω(max)
I_D	68A
T_{rr}	222nS(typ)

Features and Benefits

- Low on-resistance and Low gate charge.
- Very low switching and conduction loss.
- Ultra-Fast switching and reverse body recovery.
- Excellent high communication ruggedness.

Description


AM65R040NW is a N-channel power MOSFET designed according to super junction technology. This device has very low on-resistance and hard ruggedness for switching applications. It's very low conduction loss and ultra-fast switching can make applications more efficient and faster.

Applications

- Server
- EV Charging
- Telecom and UPS

Absolute Maximum Ratings ($T_A=25^{\circ}\text{C}$ unless otherwise specified)

Parameter	Symbol	Parameter.	Unit
Drain-Source Voltage	V_{DS}	650	V
Gate-to-Source Voltage	V_{GS}	±30	V
Continuous Drain Current, @ Steady-State	$I_D @ T_C = 25^{\circ}\text{C}$	68	A
Continuous Drain Current, @ Steady-State	$I_D @ T_C = 100^{\circ}\text{C}$	43	A
Pulsed Drain Current	I_{DM}	204	A
Power Dissipation	$PD @ T_C = 25^{\circ}\text{C}$	500	W
Single Pulse Avalanche Energy ¹	E_{AS}	2300	mJ
Body diode reverse voltage slope ²	dv/dt	15	V/ns
MOS dv/dt ruggedness ³	dv/dt	50	V/ns
Junction-to-Ambient (PCB Mounted, Steady-State)	$R_{\theta JA}$	62.5	$^{\circ}\text{C/W}$
Junction-to-Case	$R_{\theta JC}$	0.25	$^{\circ}\text{C/W}$
Operating Junction and Storage Temperature Range	T_J/T_{STG}	-55 to + 150	$^{\circ}\text{C}$
Soldering temperature	T_{sld}	260	$^{\circ}\text{C}$





Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise specified)







Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} =0V, I _D =250μA	650	-	-	V
Drain-to-Source Leakage Current	I _{DSS}	V _{DS} =650V, V _{GS} =0V, T _J = 25°C	-	-	20	μA
Gate-to-Source Forward Leakage	I _{GSS}	V _{DS} =0V,V _{GS} =20V	-	-	100	nA
		V _{DS} =0V,V _{GS} = -20V	-	-	-100	
Static Drain-to-Source On- Resistance	R _{DS (on)}	V _{GS} =10V, I _D =34A	–	35	40	mΩ
Gate Threshold Voltage	V _{GS (th)}	V _{DS} =V _{GS} , I _D =250μA	3	4	5	V
Gate Resistance	R _g	f=1MHz	-	2.6	-	Ω
Input Capacitance	C _{iss}	V _{GS} =0V V _{DS} =100V, f=100KHz	-	2590	-	pF
Output Capacitance	C _{oss}		-	260	-	
Reverse transfer capacitance	C _{rss}		-	2.37	-	
Total Gate Charge ^{4,5}	Q _g	I _D =68A, V _{DD} =480V,V _{GS} =10V	-	156	-	nC
Gate-to-Source Charge ^{4,5}	Q _{gs}		-	48	-	
Gate-to-Drain("Miller") Charge ^{4,5}	Q _{gd}		-	64	-	
Turn-on Delay Time ^{4,5}	td(on)	V _{DD} =325V, V _{GS} =10V, R _G =25Ω, I _D =68A	-	137	-	nS
Rise Time ^{4,5}	tr		-	177	-	
Turn-Off Delay Time ^{4,5}	td(off)		-	365	-	
Fall Time ^{4,5}	tf		-	22	-	
Source-Drain Ratings and Characteristics						
Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Diode Forward Voltage	V _{SD}	I _S =68A, V _{GS} =0V	-	-	1.4	V
Reverse Recovery Time ⁴	t _{rr}	I _s =68A,V _{DD} =100V, di/dt=100A/us	-	222	-	nS
Reverse Recovery Charge ⁴	Q _{rr}		-	2.03	-	μC
Reverse Recovery Peak Current ⁴	I _{rrm}				18.3	

Notes:

1. $L=79\text{mH}, V_{DD}=100V, R_G=25\Omega, I_D=I_{AR}$, starting temperature $T_J=25^\circ\text{C}$.
2. $V_{DS}=0\sim 400V, I_{SD}\leq I_S, T_J=25^\circ\text{C}$.
3. $V_{DS}=0\sim 480V$.
4. Pulse Test : Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
5. Essentially Independent of Operating Temperature.



Typical Electrical and Thermal Characteristic Curves





Typical Electrical and Thermal Characteristic Curves




Fig. 7 Gate Charge




Fig. 8 Maximum Drain Current




Fig. 9 Safe Operating Area




Fig. 10 Body Diode Characteristics




Fig. 11 Maximum Transient Thermal Characteristics



Typical Electrical and Thermal Characteristic Curves

Test Circuit & Waveform




Fig. 12 Test circuit for resistive load switching times




Fig. 13 Switching times waveform




Fig. 14 Test circuit for unclamped inductive load




Fig. 15 Unclamped inductive waveform




Fig. 16 Test circuit for diode characteristics





Fig. 17 Diode recovery waveform



Package Outline Dimensions

TO-247-3L

Unit : mm



Note 1. Surface Roughness $Ra\ 1.14 \pm 0.20 \mu m$

2. Unmarked Tolerance $\pm 0.15 m$



Revision History

No	Date	Contents
0	2023-08-30	Initial Brief Datasheet Release

<http://www.apsemi.com>

IMPORTANT NOTICE

AP Semiconductor co, Ltd reserves the right to make changes without further notice to any products or specifications herein. AP Semiconductor co, Ltd does not assume any responsibility for use of any its products for any particular purpose, nor does AP Semiconductor co, Ltd assume any liability arising out of the application or use of any its products or circuits. AP Semiconductor co, Ltd does not convey any license under its patent rights or other rights nor the rights of others.

AP Semiconductor Co., Ltd

Contact. Tel **82.70.4693.2299** FAX **82.70.4000.4009**

E-mail: **sales@apsemi.com**

© 2015 AP semiconductor Co., Ltd. –Printed in KOREA –All Rights Reserved.